Subcategories

Wafer-Level Testing and Test During Burn-In for Integrated Circuits (Repost)

Posted By: nebulae
Wafer-Level Testing and Test During Burn-In for Integrated Circuits (Repost)

Sudarshan Bahukudumbi, Krishnendu Chakrabarty, "Wafer-Level Testing and Test During Burn-In for Integrated Circuits"
English | ISBN: 1596939893 | 2010 | 215 pages | PDF | 3 MB

Wafer-level testing refers to a critical process of subjecting integrated circuits and semiconductor devices to electrical testing while they are still in wafer form. Burn-in is a temperature/bias reliability stress test used in detecting and screening out potential early life device failures. This hands-on resource provides a comprehensive analysis of these methods, showing how wafer-level testing during burn-in (WLTBI) helps lower product cost in semiconductor manufacturing. Engineers learn how to implement the testing of integrated circuits at the wafer-level under various resource constraints. Moreover, this unique book helps practitioners address the issue of enabling next generation products with previous generation testers. Practitioners also find expert insights on current industry trends in WLTBI test solutions.