![Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs [Repost]](https://pixhost.icu/avaxhome/bd/82/002f82bd_medium.jpeg)
Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs [Repost]
![Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs [Repost]](https://pixhost.icu/avaxhome/bd/82/002f82bd.jpeg)
Brandon Noia, Krishnendu Chakrabarty - Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs
Published: 2013-12-02 | ISBN: 3319023772 | PDF | 274 pages | 6 MB
This book describes innovative techniques to address the testing needs of 3D stacked integrated circuits (ICs) that utilize through-silicon-vias (TSVs) as vertical interconnects. The authors identify the key challenges facing 3D IC testing and present results that have emerged from cutting-edge research in this domain. Coverage includes topics ranging from die-level wrappers, self-test circuits, and TSV probing to test-architecture design, test scheduling, and optimization. Readers will benefit from an in-depth look at test-technology solutions that are needed to make 3D ICs a reality and commercially viable.