Tags
Language
Tags
March 2024
Su Mo Tu We Th Fr Sa
25 26 27 28 29 1 2
3 4 5 6 7 8 9
10 11 12 13 14 15 16
17 18 19 20 21 22 23
24 25 26 27 28 29 30
31 1 2 3 4 5 6

Low Power Networks-on-Chip (repost)

Posted By: fdts
Low Power Networks-on-Chip (repost)

Low Power Networks-on-Chip
by Cristina Silvano, Marcello Lajolo, Gianluca Palermo
English | 2010 | ISBN: 1441969101 | 300 pages | PDF | 12.38 MB

Low Power Networks-on-Chip Edited by: (editors) Cristina Silvano Marcello Lajolo Gianluca Palermo In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities, since power and energy issues still represent one of the limiting factors in integrating multi- and many-cores on a single chip. This book covers power and energy aware design techniques from several perspectives and abstraction levels and offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures.
•Describes the most important design techniques that were invented, proposed, and applied to reduce both dynamic power and static power dissipation in networks-on-chip based architectures;
•Applies state-of-the-art, low-power design techniques to the design of Networks-on-Chip, to demonstrate methodology for design of high-speed, low-power interconnect;
•Offers a single source reference to the latest research, otherwise available only in disparate journals and conference proceedings

Please No mirrors.
Download from:
http://ul.to/gbie5igi