Digital Logic Design Using Verilog: Coding and RTL Synthesis by Vaibbhav Taraate
English | PDF | 2016 | 431 Pages | ISBN : 8132227891 | 56 MB
This book is designed to serve as a hands-on professional reference with additional utility as a textbook for upper undergraduate and some graduate courses in digital logic design. This book is organized in such a way that that it can describe a number of RTL design scenarios, from simple to complex. The book constructs the logic design story from the fundamentals of logic design to advanced RTL design concepts.