Subcategories

Aldec Active-HDL 8.3 SP1u1

Posted By: scutter
Aldec Active-HDL 8.3 SP1u1

Aldec Active-HDL 8.3 SP1u1 | 603.3 mb

Active-HDL is a Windows based integrated FPGA Design and Simulation solution. Active-HDL includes a full HDL graphical design tool suite and RTL/gate-level mixed-language Simulator.

Company Overview

Headquartered in Henderson, Nevada - USA, Aldec, Inc. is an industry-leading EDA verification company. Founded in 1984 by Dr. Stanley M. Hyduke, Aldec delivers high quality, performance-driven EDA products for government, military, aerospace, telecommunications, automotive and control applications. The company specializes in design development and verification technologies for complex FPGA, ASIC, SoC and embedded system designs. Aldec is a global EDA company serving engineering design teams worldwide with more than 30,000 customers, 50 global partners+, and employs over 160 sales, support and engineering professionals. Aldec has direct offices in the USA, Japan, China and Europe and a global sales distribution network in over 43 countries worldwide.

FPGA Design "Made easy"

Active-HDL is a Windows based integrated FPGA Design and Simulation solution. Active-HDL includes a full HDL graphical design tool suite and RTL/gate-level mixed-language Simulator. The design flow manager evokes 80 plus EDA and FPGA tools, during design, simulation, synthesis and implementation flows, making it a seamless and flexible design and verification platform. Active-HDL supports industry leading FPGA devices, from Actel, Altera, Lattice, Quicklogic, Xilinx and more.

Top Features

- Multi-FPGA & EDA Tool Design Flow Manager
- Graphical Design entry & editing
- Code2Graphics and Graphics2Code
- Import/Export Legacy Designs
- Pre-compiled FPGA vendor libraries
- High Performance Mixed-Language RTL Simulator
- IEEE Language Support: VHDL, Verilog, SystemVerilog Design, SystemC
- Automatic Testbench Generation
- Advanced Debugging & Code Coverage
- IP Encryption and Xilinx Secure IP support
- ABV, Assertion-Based Verification (SVA, PSL, OVA)
- DSP Co-simulation with MATLAB/Simulink
- PCB Design Interface
- Server Farm Manager
- HTML and PDF Design Documentation

Aldec Active-HDL 8.3 SP1u1

What's New in 8.3: www.aldec.com
visit my blog

Name: Aldec Active-HDL 8.3 SP1u1
Version: 8.3 Build 3884 32bit
Creator: www.aldec.com
Interface: english
OS: Windows XP / Vista / Seven
Size: 603.3 mb

Скачать | Download c letitbit.net
Скачать | Download c filesonic.com
Скачать | Download c depositfiles.com
Скачать | Download c vip-file.com
No mirrors please