Tags
Language
Tags
<<
September 2024
Su Mo Tu We Th Fr Sa
1 2 3 4 5 6 7
8 9 10 11 12 13 14
15 16 17 18 19 20 21
22 23 24 25 26 27 28
29 30 1 2 3 4 5
  1. Home
  2. eBooks & eLearning
  3. VLSI Chip Design with the Hardware Description Language VERILOG: An Introduction Based on a Large RISC Processor Design

VLSI Chip Design with the Hardware Description Language VERILOG: An Introduction Based on a Large RISC Processor Design

Posted By: insetes
Date: 26 Jun 2024 06:11:18
VLSI Chip Design with the Hardware Description Language VERILOG: An Introduction Based on a Large RISC Processor Design

VLSI Chip Design with the Hardware Description Language VERILOG: An Introduction Based on a Large RISC Processor Design By Prof. Dr. Ulrich Golze (auth.)
1996 | 360 Pages | ISBN: 3642646506 | PDF | 16 MB


This book introduces to modern design of large chips. A powerful RISC processor in the range of a SPARC is apecified in a hardware description language (HDL), it is developed hierarchically and is finally sent as a gate model to the silicon vendor LSI Logic for production. The resulting processor on a semi-custom gate-array chip with more than 50.000 used gates and an efficiency of up to 40 MIPS is tested on an automatic test equipment and a testboard. The book also introduces thoroughly to the HDL VERILOG. The included disk contains more than 40 small and medium sized executable VERILOG examples, the large processor models and the VERILOG simulator VeriWell running on PC or SPARC.

By Buying/Renewing Premium From My Blog Links, You Invest in Our Community's Future
UPWARDS